Skip to content
View akshitagupta04's full-sized avatar

Block or report akshitagupta04

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. academic-projects academic-projects Public

    Academic electronics projects completed during B.Tech. (ECE), covering Arduino and embedded systems training project.

    C++

  2. fpga-rtl-projects fpga-rtl-projects Public

    Hands-on experience in VHDL, Verilog, RTL design flow, RTL Linter (Vivado), FPGA design flow, timing analysis, power analysis, and implementation on Cmod Artix-7 35T (xc7a35tcpg236-1) FPGA board us…

    Verilog

  3. freelance-projects freelance-projects Public

    Pursuing freelance work in VHDL/Verilog RTL design, hardware design, core electronics as well as other technical work to broaden my practical experience. I gained 10 months of hands-on experience i…